Measurements on a prototype chip, implemented in a 150nm logic process technology, validate the theories for two sub-1V MOS reference current generator circuits and show that ~2X reduction in current variation is achievable across extremes of both process and temperature.
INTRODUCTION
Designs in low-voltage deep-submicron CMOS technologies require on-chip reference current generators to properly bias various integrated analog circuit components. Scaled-bandgap [1] or MOS-based voltage reference circuits can function with sub-1V supplies. However, they require off-chip precision resistors (one resistor for each bias current generated) and/or on-chip circuitry [7] for voltage-to-current conversion and reference current distribution to different parts of the chip. Off-chip resistors consume I/O pins and increase system cost. Additionally, many of these circuits do not provide sufficient immunity against process variations as they depend on threshold voltage cancellation schemes [2] .
Ideally, a current reference generator should be small enough to be instantiated once locally for each analog block. This avoids the IR-drop, noise and/or current mirroring mismatch associated with a chip-wide reference current distribution network. Several sub-1V MOS current reference generators that meet this criterion by avoiding explicit voltage references and off-chip resistors have been reported in the past for providing either temperature invariance [3] [4] or process compensation [5] , but not both.
In this paper, we propose two MOS reference current generator circuits ( Fig. 1 ) to provide immunity against both temperature and process variations in low-voltage, deep-submicron CMOS technologies. Neither of these techniques requires an off-chip resistor and the reference currents can be generated locally in different parts of the chip. The fixed-voltage (FV) technique uses constant voltage generators derived from scaled-bandgap voltage reference circuits [1] . The scaled-V TO (SV) technique, where V TO is the device threshold voltage at absolute zero temperature, does not require voltage references. Both of these techniques use current-based subtraction. They have been implemented on a prototype chip in a 150nm logic process technology (Fig. 2) . Reference current generation theories for both of these schemes are described. The theories are tested and validated using measured device I-V data from the prototype chip.
REFERENCE CURRENT GENERATION THEORIES
Long channel devices are used in the reference current generators to provide square-law saturation drain current (I DSAT ) characteristics and minimize impact of critical dimension (CD) variations on device parameters. Theory for the FV scheme is illustrated in Fig. 3 . Forward body bias is applied to one of the transistors in a matched pair to introduce a "controllable" difference in their threshold voltages (V T ) and effective mobilities (µ EFF ). The two devices in the pair, operating in the saturation region, also receive different gate-to-source bias values (V GS1 and V GS2 ) generated by scaled-bandgap voltage references. 
MEASUREMENT RESULTS
I DSAT of 40µm/1µm W/L transistors with constant 0.8V V GS , measured on 148 dies across two wafers, show ±11% maximum variation (Fig. 5 ) across process and temperature (40 o C to 110 o C). In Fig. 5 , the x-axis represents "process" by sorting dies based on their V T extracted at 80 o C from high V T (slow die) to low V T (fast die). As expected when gate bias is much larger than V T , the mobility dominates saturation current and just as mobility decreases with increasing temperature, so does the current.
For the FV scheme, 500mV forward body bias is applied to one of the devices in the matched pair. Values of V GS1 and Z RATIO are determined from the theory by fixing V GS2 (in this case at 0.64V) and solving the two coupled equations in Fig. 3 . The V T and X values to be used are extracted from I-V data measured at 40 o C and 110 o C on two dies at the extremes of the process range (the dies with the highest and lowest V T values). Maximum variation of the resulting process-and temperature-compensated reference current is only ±5%, compared to ±11% variation in the uncompensated I DSAT (Fig. 6 ).
In the SV technique, values of b 1 and b 2 for the matched device pair, which are required for temperature compensation, are determined from the theory by choosing values for a 1 and a 2 and solving the quadratic equation for I TC from the top half of Fig. 4 . The V T , V TO and X values to be used are extracted from measured I-V data of devices on a nominal die at 40 o C and 110 o C. Note that the temperature compensation remains effective for all dies across the process range, even though the "trimming" of b 1 and b 2 values is based on device characteristics of a nominal die. This is most likely due to the fact that the V TO -generator automatically compensates for some process variation and is demonstrated in Fig. 7 . For each die, the currents at 40, 80 and 110 o C nearly overlap. Because of the near ideal temperature compensation of the SV technique, σ/µ of the resulting I TC is 1% (Fig. 7) across temperature, compared to 6% for the uncompensated I DSAT . To achieve process compensation in the SV technique, the Z RATIO value is determined by solving the equation in the middle of Fig. 4 using the measured I TC1 and I TC2 from two dies at the extremes of the process range at 80 o C. Maximum variation of the resulting process-and temperature-compensated reference current is only ±6% (Fig. 8) . 
STATISTICAL ANALYSIS
Both the FV and SV techniques only compensate for linear components of variation across process and temperature. The residual variation is primarily the non-linear component, which can be very sensitive to the choice of dies representing P 1 and P 2 .
As mentioned in Section 3, a total of 148 dies were measured. The comparisons of the FV and SV techniques to the uncompensated current in Section 3 consider only the best case since they assume that the slowest (P 1 , with highest V T ) and fastest (P 2 , with lowest V T ) dies in the entire 148-die population are known a priori. Since it is typically impractical to measure the entire population of dies, the dies chosen to represent P 1 and P 2 depend on the available die samples; more samples lead to a wider range and more accurate representation of the process distribution. To simulate the effect a limited number of samples has on the achievable compensation, two arbitrary combinations of P 1 and P 2 were chosen and the spread in V T of each combination was measured. The resulting I REF variations for the two P 1 /P 2 combinations, along with the original best case, are shown in Figs. 9 (for FV) and 10 (for SV). "σ" in the x-axis is the standard deviation of V T across all 148 dies and is used as the unit for process spread. Fig. 12 , which mark the ninetieth percentiles). Separation of P 1 and P 2 dies used for trimming σ σ σ σ σ σ σ σ σ σ σ σ Table 1 for category definition. Width of each box-plot represents number of P 1 /P 2 combinations. Variation calculated as (max-min)/average. Multiply y-axis by 100 and divide by 2 to obtain +/-%.
CONCLUSIONS
The fixed-voltage (FV) and scaled-V TO (SV) techniques, two sub-1V MOS-based reference current generators, were proposed to provide immunity against both temperature and process variations. Measurements on a prototype chip, implemented in a 150nm logic process technology, were used to validate the reference current generation theories and show that ~2X reduction in current variation is achievable across extremes of process and temperature. Process compensation was statistically shown to be more robust for FV than for SV.
